A study of the Design Methodologies of RF CMOS Mixers for LOWIF Receivers: Difference between revisions
Rsmoralejo (talk | contribs) No edit summary |
|||
(2 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
A study of the Design Methodologies of RF CMOS Mixers for LOWIF Receivers<br/> | |||
by Gian Paolo T. Mayuga<br/> | |||
(MS Graduated: 1st Sem 2009-2010) | (MS Graduated: 1st Sem 2009-2010) | ||
Line 7: | Line 8: | ||
In this thesis, the investigation of design methodologies implemented for fully-integrated RF CMOS down-conversion mixers is presented. In order to satisfy the design constraints, design methodologies that dictates upon the performance parameters specifically (1) conversion gain, (2) noise figure and (3) linearity were explored and utilized. This has been done by illustrating a complete design process for the single-balanced current-switching mixer to achieve the desired parameters. Fully-integrated mixer test circuits, including the reference circuit of which performance of other circuits were compared to, were implemented and fabricated. Analysis and simulation results show that depending on the desired mixer performance, the proper design methodology can be chosen to fulfill the performance desired for application needs. The designs have been fabricated in 0.25 um standard CMOS technology. | In this thesis, the investigation of design methodologies implemented for fully-integrated RF CMOS down-conversion mixers is presented. In order to satisfy the design constraints, design methodologies that dictates upon the performance parameters specifically (1) conversion gain, (2) noise figure and (3) linearity were explored and utilized. This has been done by illustrating a complete design process for the single-balanced current-switching mixer to achieve the desired parameters. Fully-integrated mixer test circuits, including the reference circuit of which performance of other circuits were compared to, were implemented and fabricated. Analysis and simulation results show that depending on the desired mixer performance, the proper design methodology can be chosen to fulfill the performance desired for application needs. The designs have been fabricated in 0.25 um standard CMOS technology. | ||
Subject Index : Metal oxide semiconductors, Complementary | |||
[[Category: Theses]] | [[Category: Theses]] | ||
[[Category: Electrical and Electronics Engineering Thesis]] | [[Category: Electrical and Electronics Engineering Thesis]] | ||
[[Category: College of Engineering Thesis]] | [[Category: College of Engineering Thesis]] | ||
[[Category:2010 Thesis]] |
Latest revision as of 14:01, 2 March 2016
A study of the Design Methodologies of RF CMOS Mixers for LOWIF Receivers
by Gian Paolo T. Mayuga
(MS Graduated: 1st Sem 2009-2010)
Abstract
In this thesis, the investigation of design methodologies implemented for fully-integrated RF CMOS down-conversion mixers is presented. In order to satisfy the design constraints, design methodologies that dictates upon the performance parameters specifically (1) conversion gain, (2) noise figure and (3) linearity were explored and utilized. This has been done by illustrating a complete design process for the single-balanced current-switching mixer to achieve the desired parameters. Fully-integrated mixer test circuits, including the reference circuit of which performance of other circuits were compared to, were implemented and fabricated. Analysis and simulation results show that depending on the desired mixer performance, the proper design methodology can be chosen to fulfill the performance desired for application needs. The designs have been fabricated in 0.25 um standard CMOS technology.
Subject Index : Metal oxide semiconductors, Complementary